

FileEditFlowToolsReportsWindowLayoutViewRunHelp

Q- Quick Access

10us

Ready

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - decoder_2to4_tb

ScopeSources

Name	Design Unit	Blc
decoder_2to4_tb	decoder_2to4_tb	Ver
uut	decoder_2to4	Ver
glbl	glbl	Ver

ObjectsProtocol Instance

Name	Value	Data Type
A	1	Logic
B	1	Logic
Y0	0	Logic
Y1	0	Logic
Y2	0	Logic
Y3	1	Logic

decoder_2to4.vdecoder_2to4_tb.vUntitled 4

Name	Value
A	1
B	1
Y0	0
Y1	0
Y2	0
Y3	1

0.000 ns10.000 ns20.000 ns30.000 ns33.605 ns

Tcl ConsoleMessagesLog

\$finish called at time : 40 ns : File "C:/Users/mukes/project_29/project_29.srscs/sim_1/new/decoder_2to4_tb.v" Line 36

INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_2to4_tb_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.461 ; gain = 0.000

Type a Tcl command here

Sim Time: 40 ns

13:3221-08-2026